

## Low Drop Out (LDO) Regulator using a High Precision Band Gap Reference (BGR)

Nidhya Mathew and P. Rajeswari

Department of Electronics and Communication Engineering, Amrita School of Engineering,  
Amrita Vishwa Vidyapeetham, Amrita University, Amritapuri, India

**Abstract:** This study presents the design criteria of Low Drop Out (LDO) regulator using a high precision Band Gap Reference (BGR) which make the system independent of PVT variations. The inspiration behind the study of LDO regulators is driven by the increasing demand for higher performance power supply circuits. The BGR provides a reference voltage of 0.9 V, that can be vary according to the requirements. The designed LDO will provide an output voltage of 1.8 V with  $\pm 3\%$  variation across the PVT variations. The study further illustrates the analysis and the results relevant to the LDOs and BGR using 55 nm CMOS technology.

**Key words:** BGR, LDOs, error amplifier, pass transistor, folded cascode amplifier, CMOS

### INTRODUCTION

In analog circuits, voltage and current regulators are used extensively. The reference voltage or current are dc quantities that are independent of process, voltage and temperature. Voltage regulators are used to maintain a constant output voltage which is independent of all the variations around it. There are two types of regulators, switching regulators and linear regulators. In modern IC's linear regulators are preferable over switching regulators even though they have high efficiency compared to linear regulators (Widlar, 1971; Lu *et al.*, 2014). That is because of the less complexity, small size, low noise and low cost of linear regulators. Switching regulators are highly efficient able to handle high input voltage range and readily available as modular chips which are very compact and reliable. Isolated and non-isolated switching dividers are available. On the other hand linear regulators are able to powering low powered devices. Apart from that they are easy to use, simple, cheap and small in size.

Low drop out regulator is a dc linear regulator whose output voltage is less than the input voltage. LDO is particularly used to provide a precise power supply voltage which will eliminate the effects of input supply ripples. The advantages of LDO include low production cost, high PSR and easy integration have achieved considerable attention in the mobile battery-operated systems. The main advantage of LDO is it can regulate the output voltage even when the input voltage is more close to the output voltage (Okuma *et al.*, 2010). The LDO mainly consist of three components. A reference

voltage generator an error amplifier and a pass device. BGR is used as a reference voltage generator which will generate a reference voltage that is independent of PVT variations. The reference voltage will be compared with the feedback voltage which is generated from the output voltage using a resistor divider circuit. The comparison is did using high gain error amplifier, through this the regulation will happen. Here in this study, the design of a low drop out regulator is described with a high precise BGR. The output voltage of BGR only has a 4.93% of variation across the PVT. The architecture that is used for the BGR make the voltage high precise and programmable.

### MATERIALS AND METHODS

**Proposed LDO architecture:** The block diagram of the proposed LDO is shown in Fig. 1. Mainly it consist of three parts BGR, error amplifier and a pass device. The BGR is used to provide the reference voltage to the error amplifier. The error amplifier will regulate the output




Fig. 1: Proposed LDO block diagram






Fig. 4: Differential cascode




Fig. 5: Differential folded cascode circuit

will get independent control on both  $g_{m1}$  and resistance and the voltage swing will also get improved. For this architecture gain is given by:

$$\text{Gain} = g_{m1} \times (g_{m9} r_{09} r_{011} // g_{m7} r_{07} r_{05}) \quad (9)$$

Here, it is possible to independently control both the output resistance and the  $g_{m1}$  as a result we can increase the gain as per our requirement. The output of the error amplifier is given to pass transistor as bias to it. Through that the control will happened.

## RESULTS AND DISCUSSION

The LDO is designed with an output voltage of 1.8 V using the high precision programmable BGR. The described circuit is implemented and simulated in 55 nm cmos technology model. The result is checked across

Table 1: Phase margin of BGR-tabulated results across corner

Process corners	Resistance variations	BJT variations	V <sub>dd</sub>	Phase margin
FET_ssp_pre	Res_max	beta_min	1.98	56.37
FET_ffp_pre	Res_max	beta_min	1.98	56.37
FET_ssp_pre	Res_max	beta_min	1.62	62.10
FET_ffp_pre	Res_max	beta_min	1.62	62.10
Nom	nom	nom	1.80	63.14
FET_ssp_pre	Res_min	beta_max	1.98	66.83
FET_ffp_pre	Res_min	beta_max	1.98	66.83
FET_ssp_pre	Res_min	beta_max	1.62	70.59
FET_ffp_pre	Res_min	beta_max	1.62	70.59
Max:PM				70.59
Max:PM				56.37

Table 2: Output regulated voltage of LDO-tabulated results across corner

Process variations	Resistance variations	Temperature	V <sub>dd</sub>	V <sub>out</sub>	Percentage of variations
FET_ffp_pre	Res_max	125	3.24	1.750	2.777777778
FET_ssp_pre	Res_max	125	3.24	1.750	2.777777778
FET_ffp_pre	Res_max	125	3.96	1.766	1.888888889
FET_ssp_pre	Res_max	125	3.96	1.766	1.888888889
FET_ssp_pre	Res_min	-40	3.24	1.770	1.666666667
FET_ssp_pre	Res_min	125	3.96	1.787	0.722222222
FET_tt_pre	Res_nom	30	3.60	1.803	0.166666667
FET_ssp_pre	Res_min	-40	3.96	1.809	0.500000000
FET_ffp_pre	Res_min	-40	3.24	1.811	0.611111111
FET_ffp_pre	Res_min	-40	3.96	1.822	1.222222222
FET_ffp_pre	Res_max	-40	3.96	1.826	1.444444444
FET_ssp_pre	Res_max	-40	3.96	1.826	1.444444444
FET_ffp_pre	Res_min	125	3.24	1.827	1.500000000
FET_ffp_pre	Res_max	-40	3.24	1.831	1.722222222
FET_ssp_pre	Res_max	-40	3.24	1.831	1.722222222
FET_ffp_pre	Res_min	125	3.96	1.831	1.722222222
FET_ssp_pre	Res_min	125	3.24	1.841	2.277777778
Max. percentage of variation					2.777777778

process corner (SS, FF), temperature (-40 to 125) and supply voltage (10% variation in V<sub>dd</sub>). Results that will shows the accuracy of the system is shown in below sections.

**BGR results:** The BGR is designed with a reference voltage of 0.9 V. The reference voltage of the BGR only has variation of 1.79 mV across the temperature in typical corner. The voltage can be tuned to any value using the resistances at the output side. Figure 6 and 7 show the results of BGR voltage at typical and across corner accordingly. Table shown in Fig. 8 gives the stability of the system. The system is stable across the corner with a minimum phase margin of 56°.

Monte-Carlo simulation on the BGR reference voltage gives a standard deviation of 7.00305 m. Table 1 shows the graph of Monte-Carlo simulation.

**LDO results:** The designed LDO output voltage only has a 2.7% variation across the corner and the entire system is stable across the PVT with a minimum phase margin of 81°. Figure 8 and Table 1-3 show tabulated results of output voltage and stability across PVT.




Fig. 6: Output reference voltage of BGR across temperature in typical corner




Fig. 7: Output reference voltage of BGR across temperature in across corner




Fig. 8: Monte Carlo simulation result

Table 3: Phase margin of LDO-tabulated results across corner

Process variations	Resistance variations	Temperature (°C)	V <sub>dd</sub> (V)	Phase margin (degree)
FET_ffp_pre	Res_min	-40	3.24	81.76
FET_ssp_pre	Res_min	-40	3.24	81.76
FET_ffp_pre	Res_min	-40	3.96	84.14
FET_ssp_pre	Res_min	-40	3.96	84.14
FET_ffp_pre	Res_max	-40	3.24	85.84
FET_ssp_pre	Res_max	-40	3.24	85.84
FET_tt_pre	Res_nom	30	3.60	87.79
FET_ffp_pre	Res_max	125	3.24	90.45
FET_ffp_pre	Res_max	125	3.24	90.45
FET_ffp_pre	Res_max	125	3.96	93.80
FET_ssp_pre	Res_max	125	3.96	93.80
FET_ffp_pre	Res_max	-40	3.96	94.35
FET_ssp_pre	Res_max	-40	3.96	94.35
FET_ffp_pre	Res_min	125	3.24	97.72
FET_ssp_pre	Res_min	125	3.24	97.72
FET_ffp_pre	Res_min	125	3.96	106
FET_ssp_pre	Res_min	125	3.96	106
Max. phase margin				106
Max. phase margin				81.76

## CONCLUSION

In this study, a low drop out regulator using a high precision, programmable BGR having a 1.79 mV variation across temperature in the typical corner is presented. The system is designed and tested in 55 nm cmos technology. The output regulated voltage of 1.8 V is obtained with a variation of 2.7% across PVT with high stability.

## ACKNOWLEDGEMENT

We would like to thank to Dr. Jyothi S.N., Principal, Amrita School of Engineering for providing necessary facilities and an ideal environment to carry out this research. We avail this opportunity to express our sincere gratitude to our teachers for their guidance, advance and encouragement that every step of this endeavour.

## REFERENCES

- Behzad, R., 2001. Design of Analog CMOS Integrated Circuits. McGraw-Hill Education, New York, USA., ISBN: 9780072822588, Pages: 684.
- Buck, A., C.M. Donald, S. Lewis and T.R. Viswanathan, 2000. A CMOS band gap reference without resistors. Proceedings of the IEEE International Conference on Digest of Technical Papers Solid-State Circuits ISSCC, February 9, 2000, IEEE, San Francisco, California, USA., ISBN:0-7803-5853-8, pp: 442-443.
- Gray, P.R. and R.G. Meyer, 1993. Analysis and Design of Analog Integrated Circuits. 3rd Edn., John Wiley and Sons, New York, USA., ISBN: 978-0471321682, pp: 1-25.
- Kim, Y.I. and S.S. Lee, 2013. A capacitorless LDO regulator with fast feedback technique and low-quiescent current error amplifier. IEEE. Trans. Circuits Syst. Express Briefs, 60: 326-330.
- Leung, K.N. and P.K. Mok, 2003. A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation. IEEE. J. Solid State Circuits, 38: 1691-1702.
- Lu, Y., W.H. Ki and C.P. Yue, 2014. 17.11 A 0.65 ns-response-time 3.01 PS FOM fully-integrated low-dropout regulator with full-spectrum power-supply-rejection for wideband communication systems. Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Digest of Technical Papers (ISSCC), February 9-13, 2014, IEEE, San Jose, California, USA., ISBN:978-1-4799-0918-6, pp: 306-307.
- Okuma, Y., K. Ishida, Y. Ryu, X. Zhang and P.H. Chen *et al.*, 2010. 0.5-V input digital LDO with 98.7% current efficiency and 2.7-μA quiescent current in 65nm CMOS. Proceedings of the 2010 IEEE International Conference on Custom Integrated Circuits (CICC), September 19-22, 2010, IEEE, San Jose, California, USA., ISBN:978-1-4244-5758-8, pp: 1-4.
- Purushothaman, A., 2016. MINLP based power optimization for pipelined ADC. Proceedings of the 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 11-13, 2016, IEEE, Pittsburgh, Pennsylvania, ISBN:978-1-4673-9040-8, pp: 508-511.
- Sahoo, B.D. and B. Razavi, 2013. A 10-b 1-GHz 33-mW CMOS ADC. IEEE. J. Solid-State Circuits, 48: 1442-1452.
- Srinivasan, V., G. Serrano, C.M. Twigg and P. Hasler, 2008. A floating-gate-based programmable CMOS reference. IEEE. Trans. Circuits Syst. Regul. Papers, 55: 3448-3456.
- Widlar, R.J., 1971. New developments in IC voltage regulators. IEEE. J. Solid State Circuits, 6: 2-7.