files/journal/2022-09-02_12-54-44-000000_354.png

Journal of Engineering and Applied Sciences

ISSN: Online 1818-7803
ISSN: Print 1816-949x
121
Views
0
Downloads

Compact Hardware Implementation of FPGA Based RC6 Block Cipher

Faez F. Shareef , Ashwaq Talib Hashim and Waleed F. Shareef
Page: 598-601 | Received 21 Sep 2022, Published online: 21 Sep 2022

Full Text Reference XML File PDF File

Abstract

This study presents the implementation of RC6 Block cipher that involve encryption and decryption on FPGA Virtex II device with highly compact architecture through reuse the same units for the identical operation in both algorithms. The proposed design also analyzes the cipher mathematical operation to fit it into FPGA available resources.


How to cite this article:

Faez F. Shareef , Ashwaq Talib Hashim and Waleed F. Shareef . Compact Hardware Implementation of FPGA Based RC6 Block Cipher.
DOI: https://doi.org/10.36478/jeasci.2008.598.601
URL: https://www.makhillpublications.co/view-article/1816-949x/jeasci.2008.598.601